



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/800,693

03/16/2004

Shinji Ohuchi

KKH.041D2

1770

20/987

7590

09/04/2008

VOLENTINE & WHITT PLLC

ONE FREEDOM SQUARE

11951 FREEDOM DRIVE SUITE 1260

RESTON, VA 20190

EXAMINER

PIZARRO CRESPO, MARCOS D

ART UNIT

PAPER NUMBER

2814

MAIL DATE

DELIVERY MODE

09/04/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/800,693

**Applicant(s)**

OHUCHI, SHINJI

**Examiner**

Marcos D. Pizarro

**Art Unit**

2814

**Period for Reply** -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 10 July 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 12, 15-17, 20-22, 25-27, 30 and 31 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 12, 15-17, 20-22, 25-27, 30 and 31 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

Attorney's Docket Number: KKH.041D2

Filing Date: 3/16/2004

Claimed Priority Dates: 6/12/2001 (Divisional of 09/878,375)  
2/4/2000 (Divisional of 09/497,684)  
2/8/1999 (JP 11-029479)

Applicant(s): Ohuchi

Examiner: Marcos D. Pizarro

### **DETAILED ACTION**

This Office action responds to the amendment filed on 7/10/2008.

#### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after the final rejection mailed on 2/14/2008. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 7/10/2008 has been entered.

#### ***Acknowledgment***

2. The amendment filed on 7/10/2008, responding to the Office action mailed on 2/14/2008, has been entered. The present Office action is made with all the suggested amendments being fully considered. Accordingly, pending in this Office action are claims 12, 15-17, 20-22, 25-27, 30 and 31.

#### ***Claim Rejections - 35 USC § 112***

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 12, 15-17, 20-22, 25-27, 30, and 31 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.
5. Lines 14 and 20-23 of claim 15, lines 14 and 22-24 of claim 17, lines 16 and 24-26 of claim 22, and lines 14 and 20-22 of claim 27, recite that a protective layer made of a polyimide resin is a UV-sensitive tape comprised of a hardened synthetic resin that bonds the UV-sensitive tape to the second surface of the semiconductor element.
6. The specification describes that the protective tape may be made of a polyimide resin, be bonded to the second surface of the semiconductor element, and be removed from the surface through UV irradiation (see, e.g., pars.0021,0025,0033). However, the description in the original disclosure fails to support the limitations recited in the claims of a protective layer that besides being made of a polyimide resin is also a UV-sensitive tape comprising a hardened synthetic resin that bonds the UV-sensitive tape to the second surface of the semiconductor element.

#### ***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and

Art Unit: 2814

the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**8. Claims 12, 15, 17, 20, 22, 25, 27, and 30 are rejected under 35 U.S.C. § 103 (a) as obvious over Elenius (US6441487) in view of Hashimoto (WO98-25297), Kim (US6187615), and Yamada (US6048749).**

9. Regarding claim 12, Elenius shows (see, e.g., fig. 2) most aspects of the instant invention including a semiconductor device comprising:

- A semiconductor element **14** having a first surface and a second surface opposite to the first surface
- An electrode **18** formed at the first surface of the semiconductor element
- A wiring portion **30** formed on the first surface and connected to the electrode **18**
- A conductive post (lower portion of **28**) formed on the first surface and connected to the wiring portion **30** (see, e.g., col.8/ll.5-13)
- A resin layer **32** formed on the first surface so as to cover the first surface, the wiring portion **30**, and a side of the conductive post
- An external connection **28** formed on the post
- A protective layer **34** formed on the second surface

Wherein:

- An end portion of the protective layer **34** is aligned with both an end portion of the semiconductor element **14** and an end portion of the resin layer **32**
- The end portions of the protective layer **34**, the semiconductor element **14**, and the resin layer **32** define an outer edge of the device

10. Regarding claim 12, 17, 22, and 27, Elenius shows the protective layer comprises an epoxy resin (see, *e.g.*, col.8/ll.29). He, however, fails to specify that the protective layer may also be a polyimide resin. Kim, on the other hand, teaches polyimide and epoxy resins to be equivalents for their use as layers protecting the second surface of semiconductor chips (see, *e.g.*, Kim: col.6/ll.36-41 and fig. 24).

11. Therefore, it would have been obvious at the time of the invention to one of ordinary skill in the art to use either polyimide or epoxy resins on the second surface of Elenius' semiconductor device because these were recognized in the semiconductor art as equivalents for their use as protective layer materials, as taught by Kim, and the selection of any of these known equivalents would be within the level of ordinary skill in the art.

12. Regarding claims 12, 17, 22, and 27, Elenius fails to show that the protective layer is a tape. On the other hand, Elenius/Kim's protective layer is a polyimide resin applied by known spin coating processes (see, *e.g.*, Elenius: col.8/ll.24-37 and Kim: col.6/ll.36-41).

13. Hashimoto shows a similar device to Elenius comprising an electrode **132**, a wiring portion **136/140**, a conductive post **146**, and an external connection **148** (see, *e.g.*, Hashimoto: fig. 10). He also teaches forming a polyimide resin layer on a surface of a semiconductor element. Said resin layer may be formed by either sticking an adhesive tape or spin coating. Although both processes could be used, the layer is preferably formed from an adhesive tape to avoid wasting resin material (see, *e.g.*, Hashimoto: pp.12/ll.21-28).

14. Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art to tape the protective layer of Elenius/Kim to the second surface of the semiconductor element, as suggested by Hashimoto, to avoid wasting resin material. In addition, because Elenius, Kim, and Hashimoto, teach that different methods could be use to form the same protective layer, it would have been obvious to one of ordinary skill in the art to substitute one method for the other to achieve the predictable result of protecting the second surface of the semiconductor element. *KSR International Co. v. Teleflex Inc.*, 550 U.S.--,82 USPQ2d 1385 (2007).

15. The prior art, however, fails to teach that the protective tape be a removable UV-sensitive tape wherein a hardened synthetic resin bonds the tape to the semiconductor element. Yamada, on the other hand, teaches forming a UV-sensitive tape by using a protective tape that carries a UV-sensitive adhesive resin thereon. Such a UV-sensitive tape facilitates the removal of the tape without applying excessive stress to the semiconductor element (see, e.g., col.1/II.29-38,46-55).

16. Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art to have the tape of Elenius/Kim/Hashimoto be a UV sensitive tape, as suggested by Yamada, to facilitate removing the tape without applying excessive stress to the semiconductor element.

17. Regarding claim 17, Elenius shows a side surface of the semiconductor element **14** is exposed from the resin layer **32** and the protective layer **34** (see, e.g., fig. 2). See also the comments stated above in paragraphs 9-16 with respect to claim 12, which are considered repeated here.

18. Regarding claim 22, Hashimoto shows (see, *e.g.*, fig. 10):

- The conductive post **146** having a first end portion and a second end portion
- The post **146** being formed on the first surface
- The first end portion of the post being connected to the wiring portion **136/144**
- The second end portion of the post **146** is not covered
- The external connection **148** is formed on the second end portion of the post **146**
- Only a side surface of the semiconductor element **14** is exposed (see, *e.g.*, fig. 22)

19. Regarding claim 22, see also the comments stated above in paragraphs 9-16 with respect to claim 12, which are considered repeated here.

20. Regarding claim 27, Elenius shows (see, *e.g.*, fig. 2):

- A side surface of the protective layer **34** is in a same plane with both a side surface of the semiconductor element **14** and a side surface of the resin layer **32**
- The side surfaces of the protective layer **34**, the semiconductor element **14**, and the resin layer **32** define an outer edge of the device

21. Regarding claim 27, see also the comments stated above in paragraph 9-16 with respect to claim 12, which are considered repeated here.

22. Regarding claims 15, 20, 25, and 30, Elenius shows the external connection is a solder ball (see, *e.g.*, col.6/ll.63 and col.8/ll.5-13). Hashimoto also shows the external contact **148** is a solder ball (see, *e.g.*, fig. 10).

**23. Claims 12, 15-17, 20-22, 25-27, 30, and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (AAPA) in view of Elenius, Kim, Hashimoto, and Yamada.**



24. Regarding claim 12, AAPA shows (see, e.g., fig. 4) most aspects of the instant invention including a semiconductor device comprising:

- A semiconductor element **100** having a first surface and a second surface opposite to the first surface
- An electrode **102** formed at the first surface of the semiconductor element **100**
- A wiring portion **104** formed on the first surface and connected to the electrode
- A conductive post **106** formed on the first surface and connected to the wiring portion **104**
- A resin layer **108** formed on the first surface so as to cover the first surface, the wiring portion **104**, and a side of the conductive post **106**
- An external connection **110** formed on the post **106**

Wherein:

- An end portion of the semiconductor element **14** is aligned with an end portion of the resin layer **32**
- The end portions of the semiconductor element **14**, and the resin layer **32** define an outer edge of the device

25. Regarding claims 12, 17, 22, and 27, AAPA fails to show a protective layer on the second surface of the semiconductor element, wherein the protective layer is made of a polyimide resin, wherein the protective layer is aligned with the resin layer and the semiconductor element to define an outer edge of the device, and wherein the protective layer is a UV-sensitive tape comprising a hardened synthetic resin that bonds the UV tape to the second surface. Elenius, on the other hand, teaches that said

protective layer would provide mechanical protection to the second surface of AAPA's semiconductor element (see, *e.g.*, col.8/II.30-33).

26. It would have been obvious at the time of the invention to one of ordinary skill in the art to form the protective layer of Elenius on the second surface of AAPA's semiconductor element to provide mechanical protection to the second surface of the element.

27. Regarding claims 12, 17, 22, and 27, Elenius shows the protective layer comprises an epoxy resin (see, *e.g.*, col.8/II.29). He, however, fails to specify that the protective layer may also be a polyimide resin. Kim, on the other hand, teaches polyimide and epoxy resins to be equivalents for their use as layers protecting the second surface of semiconductor elements (see, *e.g.*, Kim: col.6/II.36-41 and fig. 24).

28. Therefore, it would have been obvious at the time of the invention to one of ordinary skill in the art to use either polyimide or epoxy resins on the second surface of AAPA/Elenius' semiconductor device because these were recognized in the semiconductor art as equivalents for their use as protective layer materials, as taught by Kim, and the selection of any of these known equivalents would be within the level of ordinary skill in the art.

29. Regarding claims 12, 17, 22, and 27, Elenius fails to show that the protective layer is a tape. On the other hand, Elenius/Kim's protective layer is a polyimide resin applied by known spin coating processes (see, *e.g.*, Elenius: col.8/II.24-37 and Kim: col.6/II.36-41).

30. Hashimoto shows a similar device to Elenius comprising an electrode **132**, a wiring portion **136/140**, a conductive post **146**, and an external connection **148** (see, e.g., Hashimoto: fig. 10). He also teaches forming a polyimide resin layer on a surface of a semiconductor element. Said resin layer may be formed by either sticking an adhesive tape or spin coating. Although both processes could be used, the layer is preferably formed from an adhesive tape to avoid wasting resin material (see, e.g., Hashimoto: pp.12/II.21-28).

31. Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art to tape the protective layer of AAPA/Elenius/Kim to the second surface of the semiconductor element, as suggested by Hashimoto, to avoid wasting resin material. In addition, because Elenius, Kim, and Hashimoto, teach that different methods could be use to form the same protective layer, it would have been obvious to one of ordinary skill in the art to substitute one method for the other to achieve the predictable result of protecting the second surface of the semiconductor element. *KSR International Co. v. Teleflex Inc.*, 550 U.S.--,82 USPQ2d 1385 (2007).

32. The prior art, however, fails to teach that the protective tape be a removable UV-sensitive tape wherein a hardened synthetic resin bonds the tape to the semiconductor element. Yamada, on the other hand, teaches forming a UV-sensitive tape by using a protective tape that carries a UV-sensitive adhesive resin thereon. Such a UV-sensitive tape facilitates the removal of the tape without applying excessive stress to the semiconductor element (see, e.g., col.1/II.29-38,46-55).

33. Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art to have the tape of AAPA/Elenius/Kim/Hashimoto be a UV sensitive tape, as suggested by Yamada, to facilitate removing the tape without applying excessive stress to the semiconductor element.

34. Regarding claim 17, Elenius shows a side surface of the semiconductor element **14** is exposed from the resin layer **32** and the protective layer **34** (see, e.g., fig. 2). See also the comments stated above in paragraphs 24-33 with respect to claim 12, which are considered repeated here.

35. Regarding claim 22, AAPA shows (see, e.g., fig. 4):

- The conductive post **106** having a first end portion and a second end portion
- The post **106** being formed on the first surface
- The first end portion of the post being connected to the wiring portion **104**
- The second end portion of the post **106** is not covered by the resin layer **108**
- The external connection **110** is formed on the second end portion of the post **106**
- Only a side surface of the semiconductor element **14** is exposed from the resin layer **32** and the protective layer **34** (see, e.g., Elenius: fig. 2)

36. Regarding claim 22, see also the comments stated above in paragraphs 24-33 with respect to claim 12, which are considered repeated here.

37. Regarding claim 27, Elenius shows (see, e.g., fig. 2):

- A side surface of the protective layer **34** is in a same plane with both a side surface of the semiconductor element **14** and a side surface of the resin layer **32**

- The side surfaces of the protective layer **34**, the semiconductor element **14**, and the resin layer **32** define an outer edge of the device
38. Regarding claim 27, see also the comments stated above in paragraphs 24-33 with respect to claim 12, which are considered repeated here.
39. Regarding claims 15, 20, 25, and 30, AAPA shows the external connection **110** is a solder ball (see, e.g., fig. 4).
40. Regarding claims 16, 21, 26, and 31, AAPA shows the conductive post **106** is comprised of copper (see, e.g., fig. 4).

#### ***Response to Arguments***

41. Applicant's arguments with respect to the claims have been considered but are moot in view of the new ground(s) of rejection.

#### ***Conclusion***

42. Papers related to this application may be submitted directly to Art Unit 2814 by facsimile transmission. Papers should be faxed to Art Unit 2814 via the Art Unit 2814 Fax Center. The faxing of such papers must conform to the notice published in the Official Gazette, 1096 OG 30 (15 November 1989). The Art Unit 2814 Fax Center number is **(571) 273-8300**. The Art Unit 2814 Fax Center is to be used only for papers related to Art Unit 2814 applications.
43. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Marcos D. Pizarro** at **(571) 272-1716** and between the hours of 10:00 AM to 8:30 PM (Eastern Standard Time) Monday through Thursday or by e-mail via [Marcos.Pizarro@uspto.gov](mailto:Marcos.Pizarro@uspto.gov). If attempts to reach the examiner by telephone

Art Unit: 2814

are unsuccessful, the examiner's supervisor, Wael Fahmy, can be reached on (571) 272-1705.

44. Any inquiry of a general nature or relating to the status of this application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

45. The following list is the Examiner's field of search for the present Office Action:

Field of Search	Date
U.S. Class / Subclass(es): 257/678-796	8/29/2008
Other Documentation:	
Electronic Database(s): EAST (USPAT, EPO, JPO)	8/29/2008

/Marcos D. Pizarro/

---

Marcos D. Pizarro  
Primary Patent Examiner  
Art Unit 2814  
571-272-1716  
[marcos.pizarro@uspto.gov](mailto:marcos.pizarro@uspto.gov)